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Abstract
This paper describes the scheduling framework for a new
operating system called “Quest”. The three main goals of
Quest are to ensure safety, predictability and efficiency of
software execution. For this paper, we focus on one as-
pect of predictability, involving the integrated management
of tasks and I/O events such as interrupts. Quest’s schedul-
ing infrastructure is based around the concept of a virtual
CPU (VCPU). Using both Main and I/O VCPUs, we are
able to separate the CPU bandwidth consumed by tasks
from that used to complete I/O processing. We introduce
a priority-inheritance bandwidth-preserving server policy
for I/O management, called PIBS. We show how PIBS oper-
ates with lower cost and higher throughput than a compa-
rable Sporadic Server for managing I/O transfers that re-
quire small bursts of CPU time. Using a hybrid system of
Sporadic Servers for Main VCPUs, and PIBS for I/O VC-
PUs, we show how to maintain temporal isolation between
multiple tasks and I/O transfers from different devices. We
believe Quest’s VCPU scheduling infrastructure is scalable
enough to operate on systems supporting large numbers
of threads. For a system of 24 Main VCPUs, we observe
a CPU scheduling overhead of approximately 0.3% when
VCPU budget is managed in 1ms units.
1 Introduction
Low latency and predictable task execution is fundamen-
tal to the design of a real-time operating system. However,
the complex interactions between the various flows of con-
trol within a system pose significant challenges in terms of
meeting those low latency and predictability requirements.
For example, asynchronous events caused by interrupts gen-
erated by I/O devices may interfere with the timely execu-
tion of tasks. Deadlocks, starvation, priority inversion and
synchronization issues all add to the difficulty of ensuring
real-time execution guarantees. Additional areas of unpre-
dictability include paging activity in virtual memory sys-
tems, blocking delays due to synchronous access to shared
resources, unaccounted time spent in different services (in-
cluding the task scheduler and dispatcher), and crosstalk [4]
between the execution of different control flows that im-
pacts shared resources such as caches.
While there are numerous operating systems that have ei-
ther been designed purposely for real-time computing (e.g.,
LynxOS [22], QNX [8], and VxWorks), or have been ex-
tended from off-the-shelf technologies (e.g., RTLinux [20],
and RTAI [19]), these systems can still suffer from unpre-
dictability and timing violations due to lack of temporal iso-
lation between tasks and system events. Here, temporal iso-
lation refers to the property of ensuring tasks receive guar-
anteed resource allocations (e.g., minimum CPU cycles)
over specific windows of real-time, even in the presence
of other executable threads. If necessary, certain threads
of control such as those associated with interrupt handling
must be deferred from immediate execution, or denied cer-
tain resources, to guarantee the timely execution of other
tasks.
In an attempt to provide temporal isolation and improved
system predictability, we modified Linux to support a series
of bandwidth preserving servers based on Deferrable and
Sporadic Server policies [23, 25]. Rather than changing ex-
isting APIs, such as POSIX, so that explicit time-constraints
are placed on system service requests, we designed an archi-
tecture based around the notion of a “virtual CPU” (VCPU).
Each virtual CPU is assigned a specific share of physical
CPU (PCPU) resources and operates as a bandwidth pre-
serving server for all the threads it supports. As we pro-
gressed with our Linux developments, we concluded that
it would be easier to design a new operating system rather
than retrofit a system that is not fundamentally designed to
be real-time. For this reason, we set about developing an en-
tirely new OS called “Quest”, featuring a VCPU scheduling
framework that is the focus of this paper.
In common with existing approaches to implement rate-
limiting servers, each VCPU in Quest has a budget and re-
plenishment period, making the system amenable to real-
time analysis applicable to traditional periodic task models.
In our approach, system designers and application devel-
opers would use APIs to create and destroy VCPUs, de-
fine time-constraints on their execution, control the means
by which they are bound to physical CPUs using affinity
masks, and to establish scheduling classes for the associa-
tion of VCPUs with tasks.
One of the motivations for the VCPU model is our earlier
work on process-aware interrupt scheduling and account-
ing [29]. By associating the importance of executing an in-
terrupt “bottom half” handler with the priority of a blocked
task waiting on the corresponding I/O device, we showed
how to achieve greater predictability for real-time tasks (or
threads) without undue interference from interrupts on be-
half of lower-priority tasks 1. However, our earlier work did
not bound the amount of time spent executing interrupts and
livelock [14] remained an issue. Using special I/O VCPUs
with appropriately chosen scheduling parameters (including
service budgets), it is possible to schedule bottom half inter-
rupt handlers without incurring livelock. Consequently, our
scheme proposes two types of VCPUs: Main VCPUs are
associated with normal thread execution, while optional I/O
VCPUs are associated with (I/O-based) interrupt scheduling
and accounting on behalf of threads blocked on their Main
VCPUs (see Figure 1 for further details). In this situation,
when a thread waiting on I/O is unblocked, it becomes eli-
gible for execution on its Main VCPU once again.
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Figure 1. VCPU Scheduling in Quest
I/O VCPUs make it possible to separate the processing
capacity for I/O events from that assigned to tasks. The
flexibility of Quest allows for an I/O VCPU to be shared
by multiple threads associated with one or more Main VC-
PUs, each having different priorities. Here, it is possible
for the I/O VCPU to inherit the priority of the Main VCPU
from which an I/O request originated and on whose behalf
1A “bottom half” refers to a deferrable portion of an interrupt handler.
I/O event processing is taking place. We show how this ap-
proach alleviates the need for separate I/O VCPUs for each
task issuing I/O requests, thereby reducing the number of
VCPUs in the system and the total overhead that would oth-
erwise be required to manage them.
We begin the following section by describing the Quest
VCPU architecture in more detail, and the rationale for var-
ious design decisions. Experimental results are then de-
scribed in Section 3. This is followed by a discussion of
related work, and finally, conclusions and future work.
2 The Quest Operating System
Quest currently operates on 32-bit x86 architectures,
and leverages hardware MMU support to provide page-
based memory protection to processes and threads. As
with UNIX-like systems, segmentation is used to separate
the kernel from user-space. In contrast to existing sys-
tems, we are considering memory protection techniques
based on fine-grained fault-isolation around software com-
ponents. Ideas similar to those in our prototype work on
Composite [17], which uses Mutable Protection Domains
(MPDs) [16] are being considered for safety in Quest.
Quest is a SMP system, operating on multicore and mul-
tiprocessor platforms. It has support for kernel threads,
and a network protocol stack based on “lightweight IP”
(lwIP) [12]. The source tree is approximately 175 thou-
sand lines of code, including drivers and lwIP. However, the
core kernel code is approximately 11 thousand lines. A per-
formance monitoring subsystem is being developed, to in-
spect hardware performance counters available on modern
processors, for efficient micro-architectural resource man-
agement. For example, some of our work is being used to
gather shared cache information using performance events
that record cache misses and hits to estimate cache occu-
pancies [27]. This information can be used to improve co-
runner selection decisions on chip multiprocessors (CMPs),
to reduce cache conflict misses and expensive memory stall
costs caused by cache-intensive workloads.
2.1 VCPU Scheduling Subsystem
Of particular interest to this paper is the scheduling sub-
system, and the rationale for its design. In Quest, VCPUs
form the fundamental abstraction for scheduling and tem-
poral isolation of the system. The concept of a VCPU is
similar to that in virtual machines [2, 4], where a hypervi-
sor provides the illusion of multiple PCPUs represented as
VCPUs to each of the guest virtual machines. While Quest
is not a hypervisor geared towards hosting guest virtual ma-
chines, we use VCPUs for scheduling and accounting CPU
resources on behalf of multiple threads. VCPUs exist as
kernel abstractions to simplify the management of resource
budgets for potentially many software threads. We use a hi-
erarchical approach in which VCPUs are scheduled on PC-
PUs and threads are scheduled on VCPUs.
In common with bandwidth preserving servers, each
VCPU, V , has a maximum compute time budget, Cmax,
available in a time period, VT . V is constrained to use no
more than the fraction VU = CmaxVT of a physical processor
(PCPU) 2 in any window of real-time, VT , while running at
its normal (foreground) priority. To avoid situations where
PCPUs are otherwise idle when there are threads awaiting
service, a VCPU that has expired its budget may operate at
a lower (background) priority. All background priorities are
set distinctly below those of foreground priorities to ensure
VCPUs with expired budgets do not adversely affect those
with available budgets. Under this model, a VCPU simply
serves as a resource container [3] for the scheduling and
accounting of PCPU resources shared amongst competing
software threads.
Figure 1 shows the arrangement of VCPUs, PCPUs (i.e.,
cores) and threads. Threads are constrained to use VCPUs
within their scheduling class, which contains at least one
Main VCPU and zero or more I/O VCPUs depending on the
need for I/O resources. Having a distinction between main
and I/O VCPUs is motivated by several factors: (1) sepa-
rate bandwidth constraints can be placed on I/O processing
and task execution, and (2) I/O VCPUs can be configured to
serve I/O requests from individual or groups of tasks (simi-
larly, for individual or groups of devices).
As an example, consider two Main VCPUs, V1 and V2
with bandwidth factors VU,1 and VU,2, respectively, while
an I/O VCPU, VIO, has a separate (perhaps lower) band-
width factor VU,IO. VIO may be shared by both Main VC-
PUs or it may be restricted to just one of them, depending
on the classification of VCPUs. Similarly, VIO may be con-
figured to service multiple I/O devices or just one. Quest
allows full flexibility in this regard, including the ability of
a thread running on one Main VCPU to access separate I/O
devices through different I/O VCPUs. Suppose now that a
task, τ1, associated with V1 issues an I/O request to some
device. In the absence of VIO the system would require that
I/O processing be performed using V1. Given that CPU ca-
pacity available to V1 may be far greater than that available
to VIO, it is possible that a high rate of I/O events could
consume a burst of CPU budget, thereby preventing tasks
from execution. Directing the management of I/O to VIO
and limiting CPU usage to a lower level than that available
to V1 ensures less interference to task execution. It should
be noted here that while τ1 is awaiting completion of an I/O
request, V1 could be assigned to another task.
2Unless otherwise stated, a PCPU may be a uni-processor, or a
core/hardware thread of a multicore CPU.
Main VCPUs. In Quest, Main VCPUs are by default con-
figured as Sporadic Servers. We use the algorithm proposed
by Stanovich et al [25] that corrects for early replenishment
and budget amplification in the POSIX specification. Fixed
priorities are used rather than dynamic priorities (e.g., asso-
ciated with deadlines) so that we can treat the entire system
as a collection of equivalent periodic tasks scheduled by
a rate-monotonic scheduler (RMS) [11]. Rate-monotonic
analysis can then be used to ensure the utilization bound on
any single PCPU does not exceed that required for a feasi-
ble schedule. In this approach, priorities are set inversely
proportional to VCPU periods.
While a scheduling class defines a collection of threads
and VCPUs, it is possible to assign different priorities to
VCPUs (and also threads) within the same class. More-
over, multiple threads within the same class may share
one or more VCPUs for their execution. By defaulting to
a fixed priority scheme for scheduling VCPUs, we avoid
the overhead associated with updating priorities dynami-
cally, as would be the case if VCPUs had associated dead-
lines. While the least upper-bound on utilization for feasi-
ble schedules in static priority systems is often less than for
dynamic priority systems, we consider this to be of lower
importance when there are multiple PCPUs. With the emer-
gence of multi- and many-core processors, it is arguably
less important to guarantee the full utilization of every core
than it is to provide temporal isolation between threads. In
our case, the motivation is to provide temporal isolation be-
tween VCPUs supporting one or more threads. It should be
noted that additional information such as worst-case execu-
tion times are needed to guarantee tasks meet deadlines.
Aside from temporal isolation of VCPUs, one additional
factor in the design of Quest is the placement of VCPUs on
PCPUs, to reduce microarchitectural resource contention.
Guaranteeing a VCPU receives its bandwidth in a speci-
fied window of real-time does not guarantee that a thread
using that VCPU will make efficient use of the correspond-
ing CPU cycles. For example, a thread may stall on cache
misses or memory bus bandwidth contention with other
threads co-running on other cores. For this reason, Quest
is being developed with a performance monitoring subsys-
tem that inspects hardware performance counters to im-
prove VCPU scheduling.
Most modern multicore processors have several perfor-
mance counters available per core. For example, the Intel
Nehalem allows each core to monitor four concurrent per-
formance events, such as the last-level cache misses or hits,
while there are eight “uncore” counters to monitor chip-
wide events across all cores. We have developed techniques
to sample these event counters, to construct estimates of
shared on-chip cache usage by individual threads and VC-
PUs. In this way, we are able to map VCPUs to PCPUs
so that: (1) the VCPUs on any one PCPU have a feasi-
ble schedule, and (2) the co-running VCPUs on each PCPU
incur the least amount of microarchitectural resource con-
tention. For the latter case, we are developing heuristics
to infer cache and memory bus bandwidth contention using
events such as cache misses, hits, clock cycle counts and in-
structions retired. While this is out of scope for this paper,
preliminary information on our cache occupancy estimation
is available in other work [27].
I/O VCPUs. For I/O VCPUs, we have considered sev-
eral approaches for bandwidth preservation and scheduling.
One approach is to use Sporadic Servers, but it is not clear
what the most appropriate period should be to satisfy all I/O
requests and responses. This is especially problematic when
an I/O VCPU is shared amongst multiple tasks that issue I/O
requests at different rates. While it is possible to dedicate
a separate I/O VCPU to each task issuing I/O requests, so
that individual bandwidth and rate requirements can be es-
tablished, this adds overhead. Instead, it is preferable to use
a single I/O VCPU for a given device that is shared across
multiple tasks and, hence, Main VCPUs.
We devised a solution in which an I/O VCPU operates
as a “Priority Inheritance Bandwidth-preserving Server”
(PIBS). With PIBS, each I/O VCPU is specified a certain
utilization factor VU , to limit its bandwidth. When an I/O
event for this VCPU occurs, the task associated with its oc-
currence is determined. For example, if some task τ initi-
ated an I/O request that led to the I/O event being generated,
the I/O VCPU inherits the priority of the Main VCPU asso-
ciated with τ . Since we use rate-monotonic scheduling of
VCPUs assigned to a single PCPU, the I/O VCPU inherits
a priority inversely proportional to the period of τ ’s main
VCPU. Moreover, the I/O VCPU assumes a worst-case re-
plenishment period equal to the period of the Main VCPU,
VT,main. The I/O VCPU budget is limited to VT,main · VU ,
which is made available at the time of an I/O event. In
Quest, all I/O events are processed on behalf of a task asso-
ciated with a Main VCPU. This includes system tasks and
those associated with applications.
When an I/O VCPU is scheduled, the actual budget us-
age is monitored from the time it starts executing until it
terminates. We use a hardware timestamp counter to track
budget usage with cycle accuracy. A timeout is set to pre-
vent over-run of the budget. Once an I/O VCPU either times
out or completes its task, we update the eligibility time
Ve for future invocations of the I/O VCPU by an amount
Vu/VU , where Vu is the actual budget used in the most re-
cent invocation.
Algorithm Descriptions. We now describe the imple-
mentation of the VCPU scheduling algorithms. A Sporadic
Server Main VCPU V , consists of budget Vb, initial capac-
ity VC , period VT , queue of replenishments VR ordered by
time, and current usage Vu. I/O VCPUs consist of Vb, Vu,
an eligibility time Ve, a utilization limit VU , a single replen-
ishment Vr, and a boolean status of “budgeted”. Cmax is
defined as VT ·VU for a given I/O VCPU, where VT is inher-
ited from the Main VCPU on behalf of which it is serving.
A replenishment r is a pair consisting of a time rt and some
amount of budget rb.
The scheduler relies on four VCPU-specific func-
tions: end-of-timeslice, update-budget,
next-event, and unblock. The first three are used by
Algorithm 1. The wakeup routine invokes unblock.
Algorithm 1 schedule
Require: V is current VCPU.
Require: V¯ is set of runnable VCPUs.
Require: tcur is current time.
Require: tprev is previous time of scheduling.
1: Let Δt = tcur − tprev and let Tprev = VT .
2: Invoke end-of-timeslice on V with Δt.
3: Find Vnext ∈ V¯ with highest priority and non-zero budget.
Invoke update-budget on each candidate VCPU before
checking its budget.
4: if there is no satisfactory Vnext then
5: Enter idle mode and go to step 14.
6: Let Tnext be the period of Vnext.
7: Select next thread for Vnext.
8: if Vnext has empty runqueue then
9: Let V¯ ′ = V¯ \ {Vnext}
10: Vnext is no longer runnable.
11: else
12: Let V¯ ′ = V¯ .
13: Initially let Δt′ be equal to the budget of Vnext.
14: for each VCPU v ∈ V¯ with higher priority than Vnext do
15: Let te be the result of next-event on v.
16: if te is valid and te − tcur < Δt′ then
17: Set Δt′ := te − tcur .
18: Set timer to go off after Δt′ has elapsed.
19: Set tprev := tcur for next time.
20: V is no longer running. Vnext, if valid, is now running.
21: Switch to Vnext or idle.
Ensure: V¯ ′ is now the set of runnable VCPUs.
Algorithm 1 is the entry point into the scheduler ar-
chitecture. It performs the general work of informing the
current VCPU about its usage, finding the next VCPU to
run, and arranging the system timer to interrupt when the
next important event occurs. The VCPU-specific func-
tionality is delegated to the hooks end-of-timeslice,
update-budget, and next-event.
Algorithm 2 enables a task and its associated VCPU
to become runnable. This takes care of putting the task
and VCPU on their corresponding runqueue, and then in-
vokes any VCPU-specific functionality using unblock
and update-budget. Finally, the running VCPU is pre-
empted if the newly woken one is higher priority.
Algorithm 2 wakeup
Require: Task τ .
Require: CUR is currently running VCPU.
Require: V is VCPU associated with task τ .
1: Place τ on runqueue inside V .
2: Place V on runqueue.
3: Invoke unblock on V .
4: Invoke update-budget on V .
5: if Vb > 0 and (CUR is idle or CURT > VT ) then
6: Preempt and invoke scheduler.
The Sporadic Server policy for Main VPUs is based on
that described by Stanovich et al [25]. In Algorithm 3
the VCPU has reached the end of a timeslice, so the us-
age counter is updated and budget-check is invoked to
update the replenishment queue. If the VCPU has been
blocked, then a partially used replenishment may need to
be split into two pieces. The capacity(V ) formula deter-
mines the amount of running time a VCPU can obtain at the
current moment. This formula is defined as:
head(V ) = min
rt
{r ∈ VR}
second(V ) = min
rt
{r ∈ VR | r = head(V )}
capacity(V ) =
(
0 if headt(V ) > tcur
headb(V )− Vu otherwise.
head(V ) is the earliest replenishment, and second(V ) is
the one that follows. In Algorithm 4 the capacity of VCPU
V is used to set the current value of Vb. For a non-running
VCPU, the next possible time to run is determined by find-
ing the next replenishment in the queue that has yet to occur,
which is expressed in Algorithm 5. When a Main VCPU
unblocks, it invokes unblock-check to update the earli-
est replenishment time and perform any replenishment list
merges that become possible. Note that when Main VC-
PUs are created the initial replenishment must be set to the
current time for the amount VC (Algorithm 6).
Algorithm 3 MAIN-VCPU-end-of-timeslice
Require: VCPU V
Require: Time interval consumed Δt
1: Set Vu := Vu + Δt.
2: Invoke budget-check on V .
3: if capacity(V ) > 0 then /* Blocked or preempted */
4: if V is not runnable then /* Blocked */
5: Invoke split-check on V .
6: Set Vb := capacity(V ).
7: else
8: Set Vb := 0.
Algorithm 4 MAIN-VCPU-update-budget
Require: VCPU V
Require: Current time tcur
1: Set Vb := max{capacity(V ), 0}.
Algorithm 5 MAIN-VCPU-next-event
Require: VCPU V
Require: Current time tcur
1: return min{rt | r ∈ VR ∧ tcur < rt} or “No event.”
Algorithm 6 MAIN-VCPU-init
1: add(VR, VC , tcur).
The default I/O VCPU algorithm is a Priority Inheritance
Bandwidth-Preserving Server (PIBS). It is expressed here as
a set of hooks into the VCPU scheduling framework. When
an I/O VCPU finishes a timeslice, it updates its budget and
usage amounts as shown in Algorithm 7. If it is blocked
or out of budget, the eligibility time is advanced and a re-
plenishment is set for that time. Since there is only a single
replenishment for an I/O VCPU, the budget can be updated
in Algorithm 8 by simply checking the time. For budget
management, the only possible event for a non-running I/O
VCPU comes from its single replenishment, in Algorithm 9.
Algorithm 7 IO-VCPU-end-of-timeslice
Require: I/O VCPU V
Require: Time interval consumed Δt
1: Set Vb := max{0, Vb −Δt}.
2: Set Vu := Vu + Δt.
3: if V is not runnable or Vb = 0 then
4: /* Blocked or budget exhausted */
5: Set Ve := Ve + Vu/VU .
6: if Vr is unused then
7: Set Vr := r where rt = Ve and rb = Cmax.
8: else
9: Set Vrt := Ve.
10: Set Vu := 0.
11: Set Vb := 0.
12: if V is not runnable then /* Blocked */
13: Set V as not “budgeted.”
Algorithm 8 IO-VCPU-update-budget
Require: I/O VCPU V
Require: Current time tcur
1: if Vr is valid and Vrt ≤ tcur then
2: Set Vb := Vrb .
3: Invalidate Vr .
Ensure: 0 ≤ Vb ≤ Cmax
Algorithm 9 IO-VCPU-next-event
Require: I/O VCPU V
Require: Current time tcur
1: if Vr is valid and tcur < Vrt then
2: return Vrt .
3: else
4: return No event.
Algorithm 10 IO-VCPU-unblock
Require: I/O VCPU V associated with I/O task.
Require: Main VCPU M waiting for result of I/O task.
Require: tcur is current time.
1: if MT < VT or not (V is running or V is runnable) then
2: Set VT := MT .
3: if V is not running and Ve < tcur then
4: Set Ve := tcur . /* I/O VCPU was inactive */
5: if Vr is invalid then
6: if V is not “budgeted” then
7: Set Vr to replenish for Cmax budget at time Ve.
8: else
9: Set Vrb := Cmax.
10: Set V as “budgeted.”
Algorithm 11 budget-check
Require: VCPU V .
1: if capacity(V ) ≤ 0 then
2: while headb(V ) ≤ Vu do
3: /* Exhaust and reschedule replenishments */
4: Set Vu := Vu − headb(V ).
5: Let r = head(V ).
6: pop(VR).
7: Set rt := rt + VT .
8: add(VR, r).
9: if Vu > 0 then /* Vu is overrun */
10: Set headt(V ) := headt(V ) + Vu.
11: if headt(V ) + headb(V ) ≥ secondt(V ) then
12: /* Merge into following replenishment */
13: Let b = headb(V ) and t = headt(V ).
14: pop(VR).
15: Set headb(V ) := headb(V ) + b
16: Set headt(V ) := t.
17: if capacity(V ) = 0 then
18: Set V to background mode.
19: if V is runnable then
20: V is set to foreground mode at time headt(V ).
When an I/O VCPU unblocks that means a Main VCPU
requires some I/O task performed on its behalf. Therefore,
the I/O VCPU adjusts its priority according to the period of
that Main VCPU. This is performed with a simple compar-
ison of priorities in Algorithm 10. Although this method
could result in the I/O VCPU maintaining a higher prior-
ity than it deserves over some periods of time, this effect is
lessened if jobs are short. A stricter approach would track
the precise moment when the I/O VCPU completes service
for a specific Main VCPU, and would lower the priority to
that of the next highest Main VCPU awaiting service from
the I/O VCPU. However, this requires early de-multiplexing
in order to figure out when the I/O VCPU has finished pro-
cessing all I/O for a given Main VCPU, and introduces a
loop into the algorithm that is otherwise constant-bounded.
In order to prevent the I/O VCPU eligibility time from
falling behind real-time, it is updated to the current time
if the I/O VCPU is not running. Then a replenishment is
posted for the I/O VCPU of Cmax budget at the eligibil-
ity time. The purpose of the “budgeted” state is to prevent
repeated job requests from replenishing the I/O VCPU be-
yond Cmax in budget. The “budgeted” state is only reset
when the I/O VCPU blocks, therefore the replenishment can
only be posted in this way once per eligibility period.
Algorithms 11, 12, and 13 are based on Stanovich et
al [25]. These listings include fixes to minor errors we dis-
covered in the original description.
Algorithm 12 split-check
Require: VCPU V .
Require: Current time tcur .
1: if Vu > 0 and headt(V ) ≤ tcur then
2: Let remnant = headb(V )− Vu.
Ensure: capacity(V ) = remnant.
3: if VR is full then /* Push remnant into next */
4: pop(VR).
5: Set headb(V ) := headb(V ) + remnant.
6: else
7: Set headb(V ) := remnant.
Ensure: capacity(V ) = capacity(V )− Vu.
8: add(Vr, Vu, headt(V ) + VT ).
9: Set Vu := 0.
Ensure: capacity(V ) = capacity(V ).
Algorithm 13 unblock-check
Require: VCPU V .
Require: Current time tcur .
1: if capacity(V ) > 0 then
2: Set V to foreground mode.
3: /* Advance earliest replenishment to now. */
4: Set headt(V ) := tcur .
5: while |VR| > 1 do
6: Let b := headb(V ).
7: if secondt(V ) ≤ tcur + b− Vu then /* Merge */
8: pop(VR).
9: Set headb(V ) := headb(V ) + b.
10: Set headt(V ) := tcur .
11: else
12: return
13: else
14: V is set to foreground mode at time headt(V ).
Temporal Isolation. Temporal isolation is guaranteed in
our system if the Liu-Layland utilization bound test is sat-
isfied. For a single PCPU with n Main VCPUs and m I/O
VCPUs we have the following:
n−1X
i=0
Ci
Ti
+
m−1X
j=0
(2− Uj)·Uj ≤ n
“
n
√
2− 1
”
(1)
Here, Ci and Ti are the budget capacity and period of Main
VCPU Vi, and Uj is the utilization factor of I/O VCPU Vj .
A sketch of this proof can be seen by assuming the worst-
case scenario of having every I/O VCPU working on be-
half of the highest priority Main VCPU Vh in the system.
The I/O VCPUs can be treated as budget extensions to Main
VCPU Vh, which gives this utilization inequality:
h−1X
i=0
Ci
Ti
+
Ch+
Pm−1
j=0 (2− Uj) · Uj · Th
Th
+
n−1X
i=h+1
Ci
Ti
≤ n
“
n
√
2− 1
”
(2)
When the Uj terms are factored out and simplified this for-
mula leads to Inequality 1.
The term (2− Uj) · Uj considers the worst-case utiliza-
tion of an I/O VCPU Vj using the PIBS algorithm. Here,
we may see an increase in utilization of Vj by a factor
(2 − Uj), as a consequence of the time between eligibil-
ity points of the I/O VCPU being dynamic. Specifically,
while the utilization between a pair of eligibility points is
set to Uj , it may be possible that over a period inherited
from the corresponding Main VCPU that we have a burst of
service exceeding Uj . Figure 2 emphasizes this point. Here,
Cmax/Uj is a dynamically-assigned period of Vj , based on
the corresponding Main VCPU it represents. In this period,
an event may be executed at time e1 for Cactual < Cmax,
leading to an updated eligibility point e2 when Vj can exe-
cute again. For example, suppose Vj operates on behalf of
a Main VCPU Vi with period Ti = 4, and Uj = 0.5. If
Cactual = 1 and e1 = 0, then e2 is set to 2. Then, sup-
pose the I/O VCPU executes for Cmax = 2. Even though
the next eligibility point (not shown) is set to 6, the total
utilization over the window Cmax/Uj is 3/4. This exceeds
Uj .
From Figure 2, the worst-case utilization of Vj over the
interval Cmax/Uj is:
(Cmax/Uj − Cmax)·Uj+Cmax
Cmax/Uj
=(2− Uj)·Uj (3)
This accounts for the total overheads of each I/O VCPU
in Inequality 1. Note that in practice, Quest associates a sep-
arate scheduling queue per physical CPU (PCPU). Schedul-
ing analysis such as that described above can be applied
Figure 2. Worst-case I/O VCPU Utilization
to each PCPU separately. Global scheduling is out of the
scope of this paper, although we are considering migration
techniques to relocate VCPUs and threads on different PC-
PUs at runtime.
3 Experimental Evaluation
We conducted a series of experiments on a single core
of an Intel Core2 Extreme QX6700 running at 2.66 GHz
with 4GB of DDR2 SDRAM. In what follows, we used a
network interface card based on a Gigabit Ethernet device
from the Intel 8254x (a.k.a. “e1000”) family that connects
via the PCI bus. A UHCI-based USB host controller is used
in a series of tests involving reading from a Mass Storage
solid state disk of 1GB total size. A CD-ROM drive is also
connected via Parallel ATA and sectors are read using the
PIO method. We developed drivers for USB, CD-ROM and
the e1000 NIC from scratch, and although they are not opti-
mized for efficiency at this stage they serve as examples to
show how our system responds to I/O events. The focus of
our experiments is on the temporal isolation and scheduling
overheads of our Quest system. Although Quest is being de-
veloped as an SMP system we do not consider the mapping
of VCPUs to PCPUs in this paper.
All bandwidth and CPU usage measurements have been
performed with an average over a 5-second window. We
use the processor timestamp counter to track elapsed clock
cycles using the rdtsc machine instruction. We verified
that the timestamp counter increments at the same rate as
unhalted clock cycles on our machine. Power management
features were disabled.
Performance data is cached in memory and then is re-
ported through the serial port by a logging thread that runs
under the same conditions as any other thread in the system.
The logging thread continually attempts to fetch characters
from a ring buffer in shared memory, or busy-waits if there
is nothing to read. In addition, any number of CPU-bound
threads can be generated for testing purposes. These threads
run in user-space and simply increment a counter, occasion-
ally printing a character on the screen. The CD-ROM and
USB test threads both use filesystem facilities to read 64kB
of data from a file repeatedly on the corresponding device.
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Figure 3. Effect of CD-ROM I/O on VCPUs
VCPU VC VT threads
VCPU0 2 5 CPU-bound
VCPU1 2 8 Reading CD, CPU-bound
VCPU2 1 4 CPU-bound
VCPU3 1 10 Logging, CPU-bound
IOVCPU 10% ATA
Table 1. Effect of CD-ROM I/O on VCPUs
In Figure 3 the VCPUs are programmed with the set-
tings3 of Table 1. The first run is conducted with the CD-
reading thread disabled. The first column in the graph
shows the CPU usage of each VCPU in the system when
there is no CD-ROM I/O. For the second run, the CD-
reading thread is enabled. This thread runs on VCPU1
which has lower priority than all VCPUs except VCPU3.
The second column shows that as a result, only VCPU3 has
been forced to sacrifice its utilization, while the higher pri-
ority VCPUs remain isolated.
The I/O VCPU algorithm is based on the notion of a Pri-
ority Inheritance Bandwidth-preserving Server (PIBS), as
opposed to the Main VCPU algorithm which is a Sporadic
Server (SS). A scenario is described in Table 2 which is
first run with a Priority Inheritance Bandwidth-preserving
Server I/O VCPU and then is run with a Sporadic Server
I/O VCPU. In both cases, at approximately time t = 50, the
network interface begins receiving packets from an ICMP
ping-flood. We used ping-flooding rather than a bulk data
transfer because the short intervals between packet arrivals
stress the scheduling capabilities of Quest more than would
be the case with larger packets at longer intervals.
Figure 4 shows how the Sporadic Server I/O VCPU has
a greater and more variable amount of scheduler overhead
3The base unit for values of C, T is 100µsec unless otherwise speci-
fied.
VCPU VC VT threads
VCPU0 1 20 CPU-bound
VCPU1 1 30 CPU-bound
VCPU2 10 100 Network, CPU-bound
VCPU3 20 100 Logging, CPU-bound
IOVCPU 1% Network
Table 2. PIBS vs SS Scenario
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Figure 5. Network Bandwidth
than the PIBS I/O VCPU. Figure 5 compares the network
bandwidth of the two experiments, showing that the PIBS
I/O VCPU achieves a significantly greater throughput.
The primary advantage of the PIBS I/O VCPU is the
simple and regular provision of budget over time. On the
other hand, the SS I/O VCPU obeys the rules regarding
splitting and merging of replenishments, which causes a
larger amount of overhead. Since the network task only
runs for short bursts before blocking, the replenishments
split into fragments, and the queue is quickly filled up. In
this case the maximum replenishment queue length was set
to 32. We arbitrarily chose 32 to be the maximum number
of replenishments per sporadic server. The actual choice of
maximum queue length is application-specific, but frequent
blocking operations can nonetheless result in a completely
filled queue for situations such as when there is high I/O
activity. When the queue reaches its maximum length, the
Sporadic Server algorithm discards effective budget in order
to compensate, therefore the SS I/O VCPU loses bandwidth.
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Figure 6. Shared vs Separate I/O VCPUs
VCPU VC VT threads
VCPU0 30 100 USB, CPU-bound
VCPU1 10 110 CPU-bound
VCPU2 10 90 Network, CPU-bound
VCPU3 100 200 Logging, CPU-bound
IOVCPU 1% USB, Network
VCPU VC VT threads
VCPU0 30 100 USB, CPU-bound
VCPU1 10 110 CPU-bound
VCPU2 10 90 Network, CPU-bound
VCPU3 100 200 Logging, CPU-bound
IOVCPU 1% USB
IOVCPU 1% Network
Table 3. Shared vs Separate I/O VCPUs
Figure 6 is based on the settings specified in Table 3.
The first experiment is conducted with a single I/O VCPU
limited to 1% utilization for use by both USB and network
traffic. The second experiment separates these sources of
I/O onto different I/O VCPUs, each with their own 1% uti-
lization. In both cases, the bandwidth of data read from
USB was sampled first when there were no incoming net-
work packets, and then sampled during a ping-flood. The
first set of bars in the graph show that when USB and net-
work traffic share an I/O VCPU, the USB bandwidth and
network bandwidth are both degraded. The second set of
bars shows that separate I/O VCPUs isolate the correspond-
ing I/O devices from each other.
The reason why the I/O VCPU budget for the USB driver
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Figure 7. Scheduler Overhead
is 1% in both cases is to ensure that measured USB band-
width is equal in both experiments, prior to the ping-flood.
Observe that this experiment is not about raw bandwidth
but how device bandwidth can be affected when multiple
devices share the same I/O VCPU. In contrast, when they
have separate I/O VCPUs they achieve temporal isolation.
As the number of VCPUs in the system increases, the
overhead of running the scheduler algorithm also increases.
In Figure 7 there are two sets of experiments that show
this increase is basically linear. The experiments are con-
ducted by creating different numbers of VCPUs, each with
one CPU-bound thread. The scheduling overhead is the per-
centage of cycles spent in the scheduler during a 5 second
window. These experiments were run with a basic budget
unit of 100μs, and were repeated with a basic unit of 1ms.
The scheduling overhead is higher overall in the former case
since the scheduler is invoked more frequently in any given
window of 5 seconds.
4 Related Work
While many real-time operating systems exist today, it is
less common to see systems with explicit support for tem-
poral isolation using resource reservations or budgets. One
such system that is built around the notion of resource re-
serves is Linux/RK[15]. The concept of a reserve in Lin-
ux/RK was derived and generalized from processor capac-
ity reserves [13] in RT-Mach. In more recent times there
has been similar work on resource containers to account
for resource usage [3]. Each time-multiplexed reserve in
the system has a budget C, interval T , and deadline D, as-
signed to it so that utilization can be specified. Linux/RK
requires apriori knowledge of application resource demands
and relies on an admission control policy to guarantee a rea-
sonable global reserve allocation. In contrast, Quest focuses
on the temporal isolation between tasks and system events
using a hierarchy [21, 18] of virtual servers, acting as either
Main or I/O VCPUs.
Redline [28] is a system that focuses on predictabil-
ity for interactive and multimedia applications. It also
has the notion of budgets and replenishments, but the task
scheduling model appears similar to that used in Deferrable
Servers [26, 5]. Given Redline’s focus, the system differ-
entiates interactive and best-effort tasks, and optimistically
accepts new tasks based on the actual usage of the system.
In the presence of overload, a load monitor will select an in-
teractive victim and downgrade it to best-effort in order to
fulfill response time requirements of other interactive tasks.
Quest shares some of Redline’s properties, but the focus is
on dependent scheduling of tasks and system events, espe-
cially events triggered in response to I/O requests. In con-
trast to both Redline and Linux/RK, Quest allows I/O events
to be processed at priorities inherited from virtual servers
responsible for executing tasks, for whom I/O event pro-
cessing is being performed.
The HARTIK kernel [1] supports the co-existence of
both soft and hard real-time tasks. To ensure temporal iso-
lation between hard and soft real-time tasks, the soft real-
time tasks are serviced using a Constant Bandwidth Server
(CBS). A CBS has a current budget, cs and a bandwidth
limited by the ratio Qs/Ts, where Qs is the maximum
server budget available in the period Ts. When a server
depletes all its budget it is recharged to its maximum value.
A corresponding server deadline is updated by a function of
Ts, depending on the state of the server when a new job ar-
rives for service, or when the current budget expires. CBS
guarantees a total utilization factor no greater than Qs/Ts,
even in overloads, by specifying a maximum budget in a
designated window of time. This contrasts with work on
the Constant Utilization Server (CUS) [6] and Total Band-
width Server (TBS) [24], which ensure bandwidth limits
only when actual job execution times are no more than spec-
ified worst-case values. CBS has bandwidth preservation
properties similar to that of the Dynamic Sporadic Server
(DSS) [7] but with better responsiveness.
CBS, CUS, TBS and DSS all assume the existence of
server deadlines. We chose not to assume the existence of
deadlines for VCPUs in Quest, instead restricting VCPUs
to fixed priorities. This avoided the added complexity of
managing dynamic priorities of VCPUs as their deadlines
change. Additionally, for cases when there are multiple
tasks sharing a fixed-priority VCPU, the execution of one
task will not change the importance of the VCPU for the
other tasks. That said, our priority inheritance policy for I/O
VCPU scheduling (PIBS) has some similarities to CUS and
TBS. It assigns priorities to I/O VCPUs based on the prior-
ity of the task (specifically, its Main VCPU) associated with
the I/O event to be serviced. Eligibility times are then set
in a manner similar to how deadlines are updated with CUS
and TBS, except we use eligibility times to denote when
the I/O VCPU can resume usage of processor cycles with-
out exceeding its bandwidth capacity. Observe that with
PIBS, the next server eligibility time is not set until all the
I/O VCPU budget is consumed, or an I/O event completes
within the allowed budget. In comparison, CUS and TBS
determine deadlines before execution assuming knowledge
of WCET values.
Motivation for both Main and I/O VCPUs in Quest was
provided by our earlier work to integrate the scheduling
of interrupts and tasks [29]. While others have proposed
methods to unify task and interrupt scheduling [10], or have
considered bandwidth constraints on device driver execu-
tion [9], Quest attempts to combine both the prioritization
of I/O events and budget limits for their handling with task
scheduling. In doing so, we describe a method to integrate
asynchronous event processing for both device interrupts
and tasks waking up after the completion of blocking (e.g.,
I/O) operations.
5 Conclusions and Future Work
This paper describes the scheduling infrastructure in the
Quest operating system, based around the concept of a
VCPU. Temporal isolation between VCPUs is achieved us-
ing variants of well-known bandwidth preservation poli-
cies. Quest schedules VCPUs on physical processors, while
software threads are scheduled on VCPUs. Using Main
and I/O VCPUs, we are able to separate the CPU band-
width consumed by tasks from that used for I/O process-
ing. Although Quest is flexible enough to support different
scheduling policies, we describe an approach that uses Spo-
radic Servers for Main VCPUs, and a bandwidth preserving
technique with priority inheritance (PIBS) for I/O VCPUs.
We show how PIBS has lower scheduling overhead than
a Sporadic Server and also how it achieves higher through-
put, by avoiding the costs of managing budget replenish-
ment lists. Our Sporadic Server approach is based on that
described by Stanovich et al [25], which corrects for defects
in the POSIX specification. This type of server supports the
fragmentation of resource budget over time. In situations
where servers are implemented with finite budget replenish-
ment lists, it is possible to fill these lists as a consequence of
many short bursts of I/O processing. We have observed sit-
uations where budget lists having up to 32 members quickly
fill to capacity due to numerous network interrupts, which
affects throughput. However, in situations where tasks ex-
ecute for relatively longer bursts of time than those needed
for I/O events, Sporadic Servers seem more suitable. For a
system in which budget allocations are made in units of 1ms
we have observed that a Quest system with 24 Main VCPUs
incurs about 0.3% physical CPU overhead. We believe it is
possible to build a highly-scalable system using VCPUs as
the base entities for scheduling. In future work, we will in-
vestigate Quest’s performance when using more than one
core of a multicore processor. In particular, we aim to show
the effectiveness of hardware performance monitoring for
co-runner selection of VCPUs to avoid effects such as cache
conflict misses and memory bus bandwidth contention.
NB: The Quest source code is available upon request.
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